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1. ABSTRACT 
An electrical and physical evaluatiol) of n-channel MOS/SOI device has been 
'"/" 
completed. Comparison was made to bulk devices. Further comparisons were made by varying 
the gate oxide thickness from 90A to 180A~ Based on substrate charge considerations, higher 
drain current was observed for the SOI devices. Furthennore, the drain current decreases with 
increasing gate oxide thickness. Toe drain current of SOI devices showed a slight fall-off 
. _, 
which was attributed to the poor thermal property of the buried insulator of the SOI substrates. 
The threshold voltage shift due to ionizing radiation was lowered for the SOI devices. For both 
SOI and bulk devices, the threshold voltage shift decreues with decreasing gate oxide 
thickness. 
Based on the evaluations of the substrates , and the gate oxide thickness, the SOI devices, 
especially SIMOX exhibited higher current drive capability and lower threshold voltage shift 
under the influence of ionizing radiation. However, the improvement of SOI devices over bulk 
devices is not large enough to declare superiority. 
• 
1 
·, 
( 
2. -INTRODUCI'ION 
2.1 BACKGROUND 
' 
Metal Oxide Semiconductor Silicon-on-Insulator MOS/SOI devices fabricated on thin 
silicon films sep~ted from the bullc silicon substrate by Si02 are of great interest as potential 
elements for high-speed, high voltage, high-density and radiation hard Very Large Scale 
Integrated circuits (VLSI). Toe advantages of dielectric isolation of MOS/SOI devices are 
freedom from latchup, soft error and bum-out, reduction in junction capacitance, packing 
density, as well as hardness to single-particle and transient radiation upsetsl11, c21. However, the 
effect of the gate oxide thickness on the total dose hardness as well ·as the device 
characteristics remains a critical factor in the realization of radiation hard MOS/SOI 
technology. 
Like the bulk silicon MOS devices, MOS/SOI devices have threshold voltage shifts 
produced by ionizing radiation, radiation-induced interface states and increase oxide trap 
charges. As the channel length shrinks, the depletion layer width of the source and drain 
junctions becomes comparable to · the channel length. This results in a two ,dimentional 
potential distribution that depends on the transverse electric field E which is controlled by the X 
gate and substtate voltage biases in addition to the longitudinal electric field E which is y 
controlled by the drain bias voltage. 
- 2 
. - -
In bulk devices, as the electric field in the channel increases because of the applied 
. 
voltage, electrons begin to flow from the source to the drain under the influence of the channel 
field. When the drain voltage is high enough, weak impact ionization or avalanche 
multiplication occurs in the pinch-off region ctreatmg electron-hole pairs. The electrons that are 
generated are swept into the drain and the holes are collected by the substrate, resulting in a 
substrate current (figure 1). The substrate current is a function of the applied gate voltage as 
well as the drain to source bias(V m>l31, l4J_ Due to the short separation between source and 
.· 
drain, some hole current, caused by impact ionization, can flow to the source. At low drain 
voltagesl51, most of the hole current is collected by the substrate, and at higher drain voltages, a 
large amount of hole current can flow to the source. At the same time, the substrate resistance 
in the short channel device becomes more important and the voltage drop induced by the 
' 
substrate current begins to decrease the sumtrate voltage. When the product of the hole current 
at the source and the substrate resistance becomes large enough (- 0.6 V), the source-substrate 
junction is foiward biased and electrons are injected from the source to the substrate. This 
injection causes the source-substrate-drain {npn) parasitic bipolar transistor actionlSJ . 
• 
3 
·, 
, 
-
-
v, 
s 
n+ 
FORWARD 
INJECTION 
I i I Vg - -
,yd 
·o 
n+ 
....,, ........ __ 
- /oe LmoN 
BOUNDARY 
p·SUBSTRATE 
Figure 1. Croa-sectional view of a N-Channel MOS transistor showing current 
ftowl6] [4)n 
. ' . 
On a Silicon-on-Insulator (SOI) substrate however, most of the holes flow into the source 
region (figure 2) because the silicon epitaxial layer is insulated from the silicon substratel41. In 
addition. the SOI devices has a smaller capacitance~ 
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Figure 2. Cross-sectional view of an N-Channel SOI MOS transistor showing current 
ftowl4)n 
Exposure to transient ionization radiation results in the creation of electron-hole pairs in the 
insulator of MOS devices. These electrons and holes, if trapped in the gate insulator will result 
in transconductance degradation and threshold voltage shift of the device. It becomes important 
to reduce the vertical dimensions of the gate oxide as well as the junction depth of devices. 
Thinner gate oxides allow better control of the threshold voltage and result in a larger 
transconductance for a given device area. 
'. 
s 
\, 
' ' 
u 
Implant energy, dose and subsequent thennal treatments control junction depth. These 
parameters have to be controlled to obtain shallow junctions which are desirable to limit the ) . ' 
lateral diffusion under the gate edge and the field oxide region. 
1be potential advantages of using SOI substrates for VLSI integrated circuits are 
obviousl11. Complete isolation of devices is poaible by etching of individual transistor island 
or mesas, or by oxidation of all excess silicon between suuctures. In either case, the 
requirement for isolation diffusions is eliminated and the fabrication sequence is simplified 
considerably. As shown in Table l, only seven masking stages are required for SOI CMOS 
compared to nine masking stages for silicon CMOS. Figure 3 illustrates that, typical SOI 
inverter is much smaller than its bulk equivalent shown in figure 4. 
NMOS PMOI 
p• n p• 
BURIED INSULATOR 
Sl•SUIITIIATI 
. Figure 3. Cross-sectional structwe of an SOI CMOSl71 
6 
_, 
) 
J( 
TABLE 1. Comparison Mask Level of CMOS Processl71 
Level# Single Crystal Silicon SOI CMOS 
CMOS Mask Levels Mask Levels 
" 
. 
. 1 Active area Silicon Islands 
2 Well Well 
. 3 N-field Gate 
. 
4 P-field N+ Source/Drain 
s Gate P+ Source/Drain 
6 N+S - . ~ura1n Contact 
7 P+ Source/Drain Metal 
( 
\ 
8 Contacts 
9 Metals 
• 
7 
·, 
PM08 
~----~----..... ,,., f ,,~------.,...-----~, 
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......... -----------
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-----------------------
Figure 4. Crog-sectional suucture of a bulk silicon CMosCBJ 
' 
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2.2 PERFORMANCE A1TR1BlnES OF SIUCON-ON-INSULATOR 
The continuing trend in silicon MOS integrated circuit teclmology towanls higher levels of 
integradon for memory, custom, and semi-custom design is well "known. While the most 
widely adopted route is to move to smaller feature sizes, silicon-on-insulator offers alternative 
advantages. 
2.2.1 Packing Density 
D 
The most important attribute of SOI for aplications demanding large component numbers 
on a chip is its extremely high packing demity in comparison to bulk devices. Figure 4 shows 
that the inter-device, region in a single crystal silicon process comprises a thick dielectric layer 
and an underlying doped region or 'channel stop'. Both components are necessary if .adequate 
" 
electrical isolation between transistors is to be achieved along with· an acceptable low 
capacitance of interconnect lines to the substtate. Unfortunately, problems associated with 
suppression of lateral enchrochment of the various doped regions and the field oxide into the 
device active area prevent significant -~uction in the isolation width. As a result, · the inter-
device seperation for bulk CMOS processes is likely to remain undesirably high (3 to 4µ.m )l7J. 
On the other hand, a mesa isolated SOI CMOS technology utilizing 1.5µ.m geometties oould 
easily exploit an inter-device separation of the minim,un dimension, 1.Sµml7J. Since 
individual transiston in an SOI MOS process occupy discrete isolated regiom of silicon; and 
there is. no need for area cons11ming substrate or well contacts as used in tw1Jk technology, 
further improvements in packing density leSUlt. Commonly, SOI device islands an, electrically 
floating during operation. Convenely, the SOI stnacture precludes use of the substtate or well 
for power disttibution. 1 . 
• • 
.... 
... 9 
' 
2.2.2 Fabrication Complexity 
A smaller chip size for a given transistor count naturally implies a higher fabrication yield. 
A further advantage is suggested by the exremely ,simple proce~ sequence for SOI. However, 
since volume production of SOI has not occured, the yield issues are unproven. 
2.2.3 Latch-up and Soft errors 
Toe demands on design expertise and time are decreased for SOI CMOS technologies 
because of the elimination of 'latch-up'. Unwanted bipolar transistors are inherent in any 
single crystal silicon CMOS process and, under adverse conditions, such as those arising from 
the effects of well currents, input voltage transients or ionizing radiation. the parasitic p-n-p-n 
SCR (figure 5) can become biased into the ON state. 
V -
n SUISTRATI 
Figure 5. CMOS circuit showing parasitic(Bm elementsl91 
10 
In the 'latched' condition currents of sufficient magnitude to degrade circuit operation can flow 
or, even destroy the circuit . functionality. In recent studiesrn, suppressing the latch-up 
phenomenon in bulk CMOS has been effectively demonstrated through careful design and the 
use of heavily doped substrates with epitaxially grown surface layer of thickness and doping 
density appropriate for active device fabrication. Again, SOI emerges as superior to bulk 
silicon because it is totally immune to latch-up without additional cost or packing density 
penalty. 
Data corruption during latch-up is frequently termed 'soft-error'. Soft errors can be caused 
by alpha particles such as those emitted by the radioactive decay of the materials used in the 
-
manufature of integrated circuit packages, or even by the action of cosmic rays (figure 6). 
ALPHA PAmCLE 01 COIIIIC IIAY 
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Figure 6. mustration of how radiation dose cause peimanent damage in the integrated circuit 
11 
These particles or rays create electron-hole pairs which drift in the substrate. If sufficient 
cmiers are collected at the circuit node, its logic state may be altered.· MOS S~ or DRAM 
Devices which rely on sustaining small quantities of charge at circuit node are particularly 
sensitive to soft erroil71. While it can not eliminate the problem altogether, SOI offers the 
most auractive solution. In bulk technologies, charge generated throughout the entire thickness 
of the silicon wafer is, in principle, available to induce latchup, although the potential profile 
and the carrier lifetime dictate how far the carriers diffuse in the material. In contrast to this, 
the depth of silicon in isolated islands is reduced to lµm with SOI. 
2.2.4 Speed and Power Consumption 
The SOI MOS structure enables very high operating speeds because of the reduction in 
output node capacitance afforded by the insulating sustrate. Gate to substrate or well and gate 
to source/ drain overlap capacitances in MOS SOI are similar to those of bulk structure 
but diffusion and interconnect capacitances are appreciably lower. 
The capacitance to substrate or well of the source/drain junctions in bulk devices is 
determined both by the volume of the junction and the substrate impurity density through its 
influence on junction depletion width. For the ideal SOI structure this capacitance is 
considerably reduced because: 
i. the effective junction volume is decreased since, the silicon island thickness is usually 
lea than the depth of a typical ion implanted/diffused junction in a single crystal silicon 
substrate. Consequently, the possibility of lateral diffusion of the dopant into the field 
region is eliminated. 
ii. the bottom of the junction and three of its sides are bounded by a dielectric layer . 
• 
..... 
12 
·. 
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,, 
In addition to potential for high ·Speed and low power opendon, SOI offers the important 
attribute for military products of high tolerance to the effects of radiation. Neutron irradiation 
. 
' 
of silicon substrates gives rise to damage related recombination centers which adversely affect 
minority carrier lifetimes. When ionizing radiation is incident on MOS circuits, electmn-mle 
pairs are generated both within the silicon substrate and within the various dielectric layer 
present Charge generated in the substrate is redistributed according to any electric field . 
present and, as discuged earlier with soft errors, can result in cireuit upset: or distmction. 
,. 
Since the charge collected is related to the volti~e of silicon affectedl71, SOI· offers substantial 
improvement over the bulk equivalent. However, charge trapping at silicol) 
underlying/dielectric interfaces during exposure to ionizing radiation is an additional concern 
with SOI structures. 
2.3 EARLY STUDIES OF MOS RADIATION EFFECJS 
MOS transistors were originally thought to be radiation-hardl101 because their transfer 
characteristics did not depend on minority carrier lifetime; the main cause of radiation-induced 
failure in bipolar transistors. However, the optimism for using MOS devices in space 
applications wu proven to be ill founded by the experimental. work of Hughes and GirouxlltJ 
Large changes in the threshold voltage and tramconduciaoce were reported for both n-cbamel 
and p-channel MOS transistor after cofAl ?-irradiation. The obseJVed degradation wu found to 
be biu-polarity depemlent. 
13 
'\ 
I 
Using MOS capacitance-voltage techniques, the major · m~sm of degradation was 
detem1ined to be charge buildup in the gate-oxide regionl121. This nldiation-induced positive 
oxide charge buildup(N J wu found to be, 
i. initial dose-rate independentl131 
ii. total dose dependent with saturationl131, lt4J 
iii. gate bias dependentl1SJ 
iv. oxide thickness dependentlt4J, lt6J 
v. temperature dependentl17J 
vi. process dependeml181 
Furthermore, it was found that bombanlment by ionizing nldiation also caused interface 
ttaps,(NJ at the Si/Si02 interfacel121,cisi,1io1. MOS device and cilcuit performance are affected 
by radiation exposure that depend on the. generation and annealing characteristics of two 
principal parameters Not and Nit· · 
• 
14 
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Figure 7. Toe threshold voltage shift as a function of ionizing radiation 
dosagel 101" 
• 
15 
. ' 
As shown in f1gure 7, the·. o~ed changes in MOS transistor tluesbold voltages 
characteristic~ led, to the conclusion that, for any ionizing · radiation with a· photon enugy 
greater than the bandgap of silicon dioxide, 9 eV, positive trapped charge builds· up in the 
\ 
~ 
oxide region of an MOS stru~resllOJ. A simple model .. of oxide charge buiJdµp put fonh by 
~gerl191, Grove and Snow11SJ revealed that, ionizing radiation impinging on the MOS 
oxide .creates electron-bole pairs in the oxide by breaking silicon-oxygen bonds. Some of the 
radiation-induced charge carriers recombine ( depending on radiation type and applied field ), 
while most drift in the applied electric field (or in the built-in field, if none is applied) toward 
the appropriate electrodes (gate, source or drain). Beca11se of their higher mobilityl201, electrom 
rapidly drift toward the positive electtode _ and flow into the external circuit. Because 
thennally grown oxides have low concenttations of electron trapsl211, nearly all electrons exit 
,/;J the oxide region. However, since the trapping rate for holes is much larger, a positive cbarge 
resultsl221. Upon reaching the SiJSiO 2 interface. a fraction of the holes' are tnpped in the 
interfacial region (figure 8). The fraction of trapping (N 0 ~ varies with oxide processing 
conditionsll 71. 
The early obsetvations of radiation-induced Interface-trapped charge, Nit are, cbamel 
current and transconductance reductionllll,1231, surface mobility reduction[24), increase in surface 
recombination velocityl131, (25), Bicker noise (1/t) · a~- , and there is a shift in the MOS 
transistor threshold voltagel101. The fust direct measurements of radiation-induced Nit were 
made by Pelkins(27] using the AC conductance tecbniquel281. It was found, that the observed 
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distortion in post-irradiation C-V curve could be patially due· to the lareral nonuoiformities of 
radiation-induced Not' as well as to interface-ttapped charge, Nit. 
; 
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Fl pre 8. MOS capacitor showing interface trapsf 10J-, / / 
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2.4 SCOPE OF THESIS 
1be work presented in this thesis will investigate the effect that gate oxide thicknea can 
have on an n-channel MOS transistor characteristics, and, the transistor threshold voltage shift 
after irradiation using silicon-on-insulator (SOI) substrates. 1be main objective of this wort is 
to study radiation damage effects in Silicon-on-Insulator (SOI) devices. 1be effect of the gate 
oxide thickness is evaluated. However, bulk silicon wafer will be included in the tramistor 
fabrication procea for comparison purpose. 
The conventional approach to device fabrication is to start with a p or n-type epitaxial layer 
' 
• 
1r·EPI 
• 
p OR n SUBSTRATE 
.. 
• 
.. 
Flpre ,. Initial proceaina 
• 
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An alternative method is to use· silicon-on-insulator substta1e (SOI). SOI is not widely used 
t.oday because of the difficulties in producing SOI substrates of adequate quality. However, the 
last few years have seen considerable progress in the development of tedmiques for producing 
·!> 
SOI substrates suitable for fabrication of high performance devices. ·. Among the most 
promising of the new ideas are those basecl on buried dielectric formation by ion hnplantation 
(Oxygen or Nitrogen), recrystaUisation of deposited polycrystailiDe silicon-m-insulator (using 
laser, electron beams, hot wires, sttip heaters or incoherent light), and oxidation of porous 
silicon. 
Toe two leading SOI substrate technologies, Separation by Ion Implantation of Oxygen, 
SIMOX, figure 10. and Zone Melting Recl}'Stallization. ZMR. figure 11, will be used for this 
study. SIMOX , as shown on Figure 10 is formed by preheating silicon wafer 10 -/~oo0c and 
. f - ------
11· 
implant o+ - 1.8El8cnl2 at energy of about tMeV. 'Ibis process will then be followed by ,J . 
' 
t300°C anneal. The whole procedure is done under carefully controlled conditions to achieve a 
buried layer of Si02 under silicon- surface layer. 
• 
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Figure 10. Wafer preparation of SIMOX (SOI) substrate 
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the processin, steps to consist of a bulk silicon substrate, Si02 layer and a recrysaaDi?«l 
silicon layer. As shown on the figure, the first step involves the 11se of a conventional 
. 
oxidation furnace to grow the initial Si02 (figure I lb) which serves ~ the isolation layer for 
the completed wafer. A trench is etched at approximately 3mm to the edges of the wafer 
(figure l lc). On top of the insulating layer (figure 1 ld) a polycrystaJJine silicon layer is grown 
using Chemical Vapor Depositi~ (CVD). The polysilicon film is then encapsulated with a 
low· tempenture oxide capping layer (figure 1 le). The top layer polysilicon is then 
recrystalli7.ed into a high quality single cry~ layer. The final step is the removal of the 
capping layer (figure l lt). 
This thesis proposes to study the effects of gate oxide thickness on ionizing radiation 
damage using a SOI substrate. The ionization radiation of interest will exdude process-
induced radiation damage which is annealed out at about 100°d2'1. 'Ibe study will be done by 
varying the thickness of the gate oxide between 180A, 1SOA, 100A, and 90A. Comparison 
with bulk devices will be made for each gate oxide thickness. Mostly, electrical meaS1i1e111ents 
will be taken to characterise the transistor. The devices will be characterized by measuring Ids, 
subthreshold voltage (Id. step VJ, V th' and channel tramconductance (gm). And, tlueshold 
voltage shift (4 V ~ will be calculated after the device is expose to radiation. 'Ibe result will be 
exclusively based on an n-chamel transistor. 
• 
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3. THEORIES OF IONIZING RADIATION AND EFFECTS ON MOS DEVICES AND 
CIRCUITS 
3.1 INTRODUCTION 
1be effect of ionizing irradiation on MOS devices has been studied extensively in the 
literature. However, this section will not reitterate the finding, instead, will cover the basic 
ionization phenomena iif MOS devices. 
Ionization is the process of producing positive ions and free electrons while electrons are 
being removed from their parent atoms. If the··· electrons are removed from the valence band, 
creation of mobile holes will occur in the.- valence band. 1be end result of the ionization 
process is an alteration of the electrical characteristics of the material. Nearly all photon 
interactions like, Compton effect, Pair production, Photoelecttic effect result in ionization 
processes. Also, the electron released during photon interaction can produce ionization. 
Once electrons are generated in a material by radiation, they move through the material and 
produce other electron-hole pairs. If the material is a semiconductor or an imulator and an 
electric field is present, the electron will drift in the direction opposite to that of electric field 
while holes drift in the direction of the electric field. In the presence of impurities in the 
material, the holes or electrons may be captured and imobilized by the impurity atom. 1be 
n11rober of hole-electron pairs generated in a semiconductor or insulator by the absorbtion of 
radiation depends upon the band gap of the material u well u the quantity of energy absotbcd. 
1be energy required to generate a bole-electron pair in silicon is about three times the tw,od 
gap of siliconl30J 
• 
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Most of the electrons release.d during ionization escape from the radiated material. As a result, 
a net positive charge is left behind, and an electric field is generated. This phenomenum is 
applicable to silicon as well as silicon-dioxide. A schematic illustration of ionizing radiation 
effect in a semiconductor material is shown in figure 12(a-e) . 
$" 
ENERGETIC HIGH ENERGY 
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Figure 12. Effect of ionizing radiation on a semiconductor material 
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3.2 SOURCES OF RADIATION 
The radiation-induced defects may be produced · by a variety of radiation sources 
encountered by the device during its fabrication. in operation. and in hardness testing. Sources 
of ionizing radiation encountered during device fabrication include X-rays used in X-ray 
lithography, ion beams used in ion implantadon. electron beam used in ·E-beam lithography, 
' -
and X-rays and energetic photons produced in various plasma processes. Many MOS devices 
and circuits will not be subjected to ionizing radiation during their operational lifetimes. 
However, devices used in satellites and other spacecraft will encounter different sources of 
ionizing radiation. Some of these sourees will be patticles of solar origin as well as high 
energy cosmic ray patticles. Other souces of radiations are those enco1D1ter in nuclear 
explosions which may include, X-rays , y-rays, and ionizing radiation produced by enegdc 
neutrons. 
Most space-borne electronic equipments are carried on satellites that operate in Eanh orbit, 
As such, high-energy cosmic-ray particles are of interest to MOS devices because they 
•o 
produced soft error in memory devices. A schematic illustration of soft error creation in 
dynamic memory is shown in figure 13(a-d). 
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Fiaure 13. Stages of soft error creation by an a-paniclel3t1 
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As mentioned ·earner, nuclear explosion ·creates various sources of radiation··which includes: 
' 
X-rays 
Most of ~the initial primary radiation from a nuclear explosion is in the form of long-
wavelength soft X-rays. Whereas, this type of radiation may not affect MOS devices at lower 
altitude because this X-rays are easily attenuated, the effect may be detrimental at satellite 
altitudes where they are essentially unattenuated. 
Gamma(y) rays and Neutron 
In addition to X-ray generation from nuclear explosions, high-energy 1-rays, neutrons, p 
"'· . 
' 
and a particles are generated. Most likely, P · and a particles will not affect MOS devices 
because they have shon rangesltOJ. Although neutrons are electrically neutral and consequently 
do not contribute directly to ionizing radiation dosage, the secondary neutron reactions 
significantly contribute to the y-ray production. which in tum can cause soft errors in a MOS 
device. 
The mean energy abso,bed per unit mass of irradiated material (D) can be described by 
equation below 
(1)(10) 
where "dB" is the mean energy impacted by ionizing radiation· to the material of mass "dm", 
and the dose unit is 'rad'. 
• 
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3.3 RADIATION EFFECT ON MOS 
The most sensitive part of an MOS device to ionizing radiation is the insulating layer. As 
mentioned earlier, when ionizing radiation passes through an insulator, the energy deposited 
creates electron-holes pairs. The electrons generated are much more mobile than the holes, and 
they are swept out of the oxide. However, some of the electrons recombine with holes before 
leaving the oxide. ·The number of electrons that recombine depends greatly on the applied field, 
the kind of incident particles and energy. The holes that escape the initial recombination are 
relatively stationary and are trapped at Si-Si02 inte~~ce, causing negative shifts in gate voltage 
. \ 
(V th) of an MOS devices. In response to the electric field present, holes undergo a rather 
anomalous stochastic hopping transport through the Si02 (figure 14). 
CIATE 
(4) AADIATION•INDUCED INTERFACE 
TRAPS WITHIN SI BANDGAP 
sJOI 
SI 
1.1.V 
,· ' 
(3) DEEP HOLE TRAPPING 
NEAR SI/SI02 INTERFAC. 
(2) HOPPING TRANSPORT OF HOLES 
THROUGH LOCALIZED STATES 
IN 8102 BULK 
(1) ELECTRON/HOLE PAIRS GENERATED 
BY IONIZING RADIATION 
Figure 14. Schematic illustration of ionizing-radiation induced effects in MosltOJ 
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~'fhis hole tnmSport process gives rise to a short-time transient recovery in the voltage· shiftl10l. 
It is sensitive to variables like, applied field, temperature, and oxide thickness. As the holes 
reach the Si02 interface for positive gate bias, some of them are captured in long-tenn 
trapping sites, and cause a remnant negative voltage shift which can persist in time for hours to 
years. 'Ibis long lived radiation-induced voltage shift component is the most commonly 
observed fonn of radiation damage in MOS devices. 
' 
3.3.1 Oxide Traps, Trapping Kinetics and Measurements 
The capture cross-section,( a) which is the ability of the potential of the trapping centre to 
attract and capture a free' carrier into a bound state characterizes traps in Si02• Depending on 
the origin of these ttaps, they cao be neutral (E-18S as E-14 sqcm), Coulombic repulsive (E-
21 s a S E-18 sqcm), or Coulombic (E-14 s a S E-12 sqcm)l101. While various experimental 
techniques like, internal photoemmissionl321, l331 high field twmelingl34J , channel hot-electron 
injectionl3SJ , and substrate hot-electron injectionl35l, (36) have been developed to measure these 
traps, the basic principles on which the ttap parameten are extracted are essentially the same 
as described below. 
Using the first-order kinetic rate equationl37J and as.1Uming that, the oxide contains only one 
type of trap with capture cross-secton a; 
dn, 
dt = nv, o(no - n,> (2) 
' wile~ 
29 
j 
• 
n, = the density .. of filled traps 
v t = the thermal velocity 
n = the injected electron density 
a = the capture cross-section 
n = the total trap density 
0 
'-
· ( 
I, . 
' • 
If we assume the thennal velocity of electrons to be equal to their drift velocity, then, the 
cuttent density, J, can be approximated u shown in Eq.(3). As a result, Eq.(4)·equals Eq (2) 
J = qnv, 
dn, J 
-=-a(n -n,) dt q 0 
Integrating Eq.(4) over the thickness of Si02 gives 
_dQ_=!..o(,qN, - Q) 
di q 
( 
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(3) 
\ .. -
(4) 
(5) 
where, 
"~ = q J"- n, (x)dx' 
0 
. J. "-N, = no (x)dx 
0 . 
Eq (7) is a solution to Eq (5) 
-t Q(t) = qN, (1 - exp ] 
t 
.. 
(6) 
(7) 
t is the capture time constant and is equal to (Ja/q)-1. The charge Q can be related to the 
voltage shift as shown below Eq. (8) 
L1V(t) = XQ(t) 
£0.x 
and the effective trap density per unit area Neff can be given as, 
XN, N.,--
'» - doz " 
X is the centroid of the ttapped charge and e in Eq. (8) is the permitivity of the Si02• 
. 
ox 
•• 
' )
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(8) 
(9) 
'· 
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3 .3 .2 Gate oxide thickness 
'\ 
_ The charge trapping properties of the gate oxide and its interface are the dominant factor in 
the total-dose radiadon response of an MOS transistor to ionizing radiation. The number of 
electron-hole pairs generated within the gate oxide of an MOS transistor is directly proportional 
to its volumeltOJ. As a result, if a constant percentage holes created by the radiation are 
trapped, the number of trapped holes will be linearly dependent. on the gate oxide. thickness. 
Similarly, the threshold voltage shift that occur as result of trapped hole is a linear function of 
gate oxide thicknessU0J. Toe ~V dt that result from the trapped holes can be given as; 
(10) 
where t\N ot is the areal charge density referred to as the SiO 2 interface and is given by; 
(11)(10) 
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l\i is the local density of trapped holes. An illustration of threshold voltage shift as a function 
• 
• 
,J 
of gate oxide thickness is shown in figure 15 . 
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4. DEVICE CHARACTERIZATION 
4.1 INTRODUCTION 
.. 
As discussed in the previous sectio~ radiation-induced defects in the gate oxides are one 
' 
of the major factors that affect device operation. Once an MOS 1device is irradiated, electron-
hole pairs are generated. Some of the generated electrons and the holes are anihilated through 
recombination, some are swept away as a result of the applied field, and some are trapped in, 
the gate oxide. Those that are trapped in the oxide are responsible for device instabilities such 
as threshold voltage shifts and ttansconductance reduction. Oxide trap effects have been . 
• 
The gate voltage shift meuurement after irradation is thought by many to be relatively 
simple means of· monitoring oxide trap charges as well as interface state chargesl391. This 
method utilizes the shift observed in the Ida verses VII characteristic cwve after jrradiation to 
determine the thresoold voltage shift. However, a further calculation is necessary to separate 
the voltage shift due to the oxide trap charge from that due to interface states. 
4.1.1 TRASISTOR GAIN (PJ 
Beta, p, is the measure of an MOS transistor's current delivery capability and is dependent 
on both process parameten and device geometry. The relationship is given by; 
P= -9!& w 
ta L 
(12) 
• 
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where~ "µ" is the effective surface mobility- of the electrons in the channel, "e" is the 
permitivity of the gate oxide, "L" is the channel length, and "W" is the width of the channel 
(figure 16). 
I.I£ divided by t . is the process dependent, and it incoporates factors such as doping density, 
ox ox 
and gate oxide thickness. "W/L" is based on the device geometry which takes into account the 
actual device layout; is a design parameter. Eq. (12) is obtaine~ from the theoretical 
relationship between Ids and V in the linear region with V ds = 0.1 V , and, Ids measured for gs . 
various values of V gs· 1be relation for Ids in the linear region is thus given by, 
(13) 
By meuuring Ids at two different V gs values when V ds is held constant, an expression yielding 
p can be derived from Eq. (13). Therefore, for V gs = V ga and V gb' we obtain; 
v3, 
'• = p ( (V14 - V11i> V"' _. 2 ) 
Taking the difference of Eq. (15) and Eq. (14) yield 
M• = p CV,b - V,a> V• = P ~v,., V• 
' 
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(14) 
(15) 
• (16) 
-- ' 
Figure 16. Geometric tenns in the MOS device characteristics equation 
Solving Eq.(16) for beta(IJ) yields 
(17) 
It is evident from the previous equation that a direct relation exists between beta and Ids. The 
transconductance, gm' expresses the relatiomhip between the output current, Ids' and the applied 
gate voltage, VII when V di is held constant. Thus. 
(18) 
• 
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g is 'related to the gain of Mos· transistor in the linear region by 
m . . 
(19) 
and in the saturation region by 
., 
g,,. = p (V1., - V Ila). (20) 
4.1.2 SATURATION AND OFF CURRENTS 
The 'on' and 'off' currents (1
08
, 1
0
J of an MOS transistor are found from the Ids versus the 
V characteristic curve under different biu conditions (figure 17). 
gs 
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1be . I is measured when the drain and gate are biased relative to the souree. V at S volts 
00. ' p' 
' 
and V ds at S volts for n channel devices, with the substrate and source ded to ground (figure . 
18). 
(3 
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Figure 18. Schematic diagram of the biased circuit for saturation current 
1be transistor is in saturation and the drain to source current is measured. At V equals 5 gs 
volts, the corresponding Ids value is Ion. This measurement indicates the current drive 
capabilities of the transistor. 
• 
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0
,r figure. 19, is .meuured by grounding the gate, source, and the substrate while keeping the · 
drain biased at S volts. The 10ff is obtained at V11 equal _zero on the Ids versus VII trmsistor 
characteristic curve. This measurement can be used to verify the minimal leakages on 
transistor, and punch-through limitation. 
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Figure 19. Schematic diagram of bias circuit for I0 tr 
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4.13 THRESHOLD VOLTAGE 
' 
The gate-to-source voltage required to create surface inversion necessary to bring about a 
conduction channel between the drain and the source regions is called the threshold voltage, 
V th' of the transistor. The Vth is found experimentally by measuring the drain current variation 
as a function of the gate voltage for a fixed drain voltage. A line which can be extrapolated to 
the gate voltage intercept is then drawn along the Ids curve for a maximun (i. However, there 
is an error associated with this method of obtaining threshold voltage. At the point of 
maximum p , V th is given from Eq.(13) by, 
I"" V tb 
v,,. = v,., - pv"' - 2 (21) 
substituting Eq. (17) into Eq.(21) yields 
(22) 
Equation (22) is generally accepted as the standard for detennining threshold voltage (V tJI· 
..... 
b 
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(u OXIDE TRAP CHARGE AND INTERFACE STATES 
Following the procedure described for the threshold voltage meuurement, the shift in the 
threshold voltage after irradiation was measured. In this approach, the pre-irradiation and the 
post-irradiation Ids verses V characteristic cwve (subthreshold curve) was plotted(figure 20). 
gs " 
After irradiation, the oxide trap charge and the interface state created result in a negative 
threshold voltage shift. Funhennore, the threshold voltage shift due to interface state and 
oxide trap charge can be separated by determining the pre- and the post-irradiated midgap 
current from the subthreshold cwves of figure 20 . 
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Figure 20. Subtlueshold plot before and after irradiationl4lJ 
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The midgap current is defined as, 
( 2 . 1,,,, = K ni ta .r) - (Na InK2> (23). 
where"K" is the slope of the square root of Ids verses VP in saturation,"ni" is the intrinsic 
\~.'/ 
canier concentration, t0x is the gate oxide thickness, Na is the acceptor co
ncentration, and ~ 
correspond to (Na*ln(Na/ni)).s. I is the midgap current, and "x" is a constant (6.98E-6). The mg 
midgap current is the drain cu11ent when the bands are bent at the suface by an amount 
equivalent to 'B' where, 
"' = KI In Na 
't'B q ni 
(24) 
where K is B0ltt111an constant, T is temperature in Kelvin, and q is electronic cbarge. To 
separate the threshold voltage shift into its components, ~V. and, 4V , it is usumed that the 1l · ot 
interface state charge in the upper half of the silicon band gap is predominantly acceptors 
(negative when filled); and, donor in the lower half (positive when filled). The midgap voltage 
is given by, 
V"" = (log (I,,,,> - /oJI> - K 3) (25). 
I0ff is the drain current at VII equal zero, and ~ is the M.Jll V gs at
 subtbresbold region. 1be 
pre-and post-irradiation difference of V 1111 gives the threshold voltage shi
ft due to oxide trap 
• 
charge (4VJ. 
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1berefore, 
V 0,11 = V"" (pr•> - V"" (po.rt) (26) 
To separate the oxide trap charge from the interface state conbibution into the threshold 
voltage shift, it is necessary to define another variable, the "slretchout" defined as, 
V.,0 = V t1a - V"" · (27): 
1be increase in "sbetchout" from the midgap to the threshold yields avith giv~ by, 
(28)-· 
4.2.1 BREAKDOWN VOLTAGE 
Several mechanisms exists for MOSFEI' breakdown at high drain biases. This section will 
examine the effect of punch-through and avalanche breakdown voltages. Punch-through occurs 
when the depletion region aaociated the reverse bias drain/substrate junction extends with 
increasing applied drain voltage until it touches the source/substrate junction (figure 2t)l42l . 
• 
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Figure 21. Cross-sectional view of an N-channel MOSFEI' showing punch-through 1421 
When the two depletion region touch, the potential barrier seen by the source is lowered 
enough for electrons to be injected into the depletion region where they are accelerated under 
the influence of electric field and collected by the drain. The current can no longer be 
controlled by the gate when punch-through occurs. 
For an MOS operating in saturation, avalanche breakbown occurs when the applied drain 
voltage is high enough to cause impact ionization which will result in a rapid increase in the 
drain current. 
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The process of avalanche breakdown as discussed by A.S. Grove, is shown in figure 22c431. 
The process begins with the thermal generation of electron-hole pairs· in the depletion region. 
If the electric field is high enough, impact ionization will occur, and the generated electrons 
C 
and holes will gain kinetic energy before colliding with the lattice. As a result they create 
more electron-hole pairs step 2 and 3. Step 4 shows an electron colliding with an electron in 
the valence band. Enough energy is transfered to the electron in the valence band to excite it to 
the conduction band. A similar process is repeated in step S. This process (avalanche 
breakdown) will continue as long as the electric field exists in the depletion region. 
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Figure 22. Schematic filustralion of the avalance breakdown process [CJl 
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5. EXPERIMENTS 
5.1 INTRODUCI'ION 
The aim of this thesis· is to study the effect of gate oxide thickness on n-channel MOS(SOI) 
transistor characteristics, and their response to ionizing mdiation. The three different substrates 
that will be compared for these purpose are, the 7J>ne Melting Recrystaliation (ZMR), 
Separation by Ion Implantation of Oxygen (SIMOX), and regular n-type bulk silicon substrates. 
The three substrates used for this experiment were p~ simultaneously until the gate 
oxidation step. At the gate oxidation step, the wafers were divided into four groups. One-fowtb 
of the wafers received 180A, the second one-fowtb received 1SOA, while the third and fowtb 
received 100A, and 90A respectively. The thicknesses in each group we1e conttolled by making 
a trial run before the actual runs. For each gate oxide thickneaes, two control wafen were 
included for thickness check. The thickness variation within each group, as measured from the 
conttol, was about ± lOA. After the gate oxidation step, all of the wafers were processed 
together through the rest of the processing sequence. The 1.0pm CMOS tecboology 11sed for 
this experiment' has a n + polysilicon gate sttucture. For the thinner gate oxides, 100A and 90A, 
a special gate etch process in a single wafer etch systeM,1 wu developed. A few of the wafers 
were sacrificed at this step to eliminate oxide breakedown problems before the proces.1 was 
perfected. 
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To evaluate the effect of gate oxide thickness on device response to ionizing radiation, test 
transistors were fabricated with three different substtates, and four different gate oxide 
thicknesses for each substrate u previously mentioned. In the following sections, the process 
description, the processing sequence, and the transistor meamrement p1ocedure will be 
discussed. 
5.2 DEVICE FABRICATION 
The technology used to fabricate the transistors is similar to the fowtb generation twin-blb 
CMOS pmcessl44J This technology uses 1.0µm design rules to produce the transistor with n + 
polysilicon gate electtode. Total of eleven masking level were involved, and. variation of gate 
oxide thickneu did not require additional masking. The processing sequence is discuaed 
below. 
5.2.1 l .Oµm CMOS PROCESS DESCRIPTION 
1be twin-tub process begim with a lightly doped n-type epitaxial layer grown onto a 
heavily doped N+ substrate for the bulk, and a thin n-type epitaxial layer on the SOI wafer. A 
thin pad oxide layer is grown followed by the deposition of a silicon nitride (S~N 4) film. The 
silicon nitride film is 11sed as an implant banier for the N-tub ion implant. a well as oxidation 
mask (figure 23) 
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r-EPI 
BURIED INSULATOR (SI02) 
n + SUBSTRATE 
. Figure 23. Initial processing 
Mask 1 
1be N-tub photoresist is applied, exposed and developed. After development, the 
" 
photoresist in the N-tub region was removed while the unexposed pbotoresist re11,aio to protect 
the P-tub regions (figure 24). Plasma assisted etch was then used to remove the silioon nitride, 
t! 
the photoresist is stripped, and the wafers me implanted with phosphorous to form the N-tub. 
This implantation will have no effect on the P-tub since it was covered by the silicon nitride 
(figure 25). Oxidation step that follows grows thick oxide in N-tub region while silicon 
nitride prevent oxidation: in the P-tub region. 
This process results in what is known as bird's beak effect. 1be bird's beak effect occurs 
from the suppiession of the oxide expansion under the niUide and encroaches into the N-tub 
thinox area (figure 26). 
·, 
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Figure 26. Bird's beak formation process 
At this point, the silicon nitride over the P-tub is stripped and the wafers are implanted with 
boron. Figure 27 shows that, the oxide grown from the previous oxidation is thick enough to 
protect the N-tub region from the boron implant. 
p ,. 
PI UI ION IMPLANT 
(BORON) 
' 
SI~-.., • • • • • • ••• ~---.... ____ s_10 __ 2 ....... ____ --' 
r EPI 
Figure 27. P-tub implant 
SI 
1be oxide shown in figure 27 is stri~. and the rub imptanrs are driven into the substtae by 
a long furnace opemtion at high temperature. The result is shown in figure 28. 
P TU8 NTU8 
r IPI 
Figure 28. Tub drive in 
Mask2 
The 'lbinox region definition starts with the growth of a thin layer of silicon dioxide and 
the deposition of another layer of silicon nitride. The lbinox region, also refered to as GASAD 
(Gate And Souree And Drain) is the region where the active devi~ are formed. The lbinox 
photoresist is applied. exposed and developed. After the exposed, only the field oxide region 
are not covered with photoresist (figure 29). 
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F911Ure. 29. Thinox definition 
At this point, channel stop is formed by blanket implantation of boron. 1be Thinox region is 
oot affected by this implantation since it is still covered by the photoresist. The pmpose of the 
boron implant is to raise the tluesbold voltage of the pansitic P-tub field oxide transistors. This 
implantation is shown in figure 30. 
; 
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Figure 30. Channel stop (chanstop) implantation 
MaskJ 
After the Thinox photoresist is stripped and the silicon nitride etched, the 
Chanstop 
photoresist is applied, exposed, and developed. Like in the fo1111ation of the N-, a
nd the P-tub, 
the wafers were implanted with phosphorous in the N-tub field oxide regions. T
he N-tub 
regions thinox are masked from the phosphorous implant by the silicon nitride (figure 31) The 
phosphorous implant counterdopes the surface boron from the previous implant i
n the N-tub 
field oxide regions and it raises the N-tub field oxide threshold voltage. 
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Figure 31. Phosphorous chanstop implant 
• )C •• 
After the photoresist is stripped, the oxidation of field oxide (figure 32) follows. During the 
field oxide oxidation, the thinox regiom were covered by silicon nitride. After the silicon 
nitride is stripped and the wafers are cleaned, the wafers were divided into four groups for 
different gate oxide oxidation thicknesses. All the wafers were given a blanket threshold adjust 
boron implant before the gate oxide was grown. However, the final transistor threshold 
voltages will be determined by the gate oxide thickness, the threshold adjust implant, and the 
tub surface concentrations (figure 33). 
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Fipe 32. Field oxide (FOX) growth 
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Figure 33. Threshold adjust boron implant 
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Mask4 
. The n + doped · polysilicon gate electrode is deposited in a low pressure chemical vapor . 
. deposition furnace. Gate photoresist is applied, exposed, and developed; then plasma etched to 
complete the gate definition (figure 34). 
The pfiotoresist is stripped, and the wafers are cleaned. A blanket phosphorous implant to 
fonn lightly doped drain (LDD) around the n-channel gate was given to all the wafers. The 
purpose of the LDD is to grade the source/drain junction underneath the gate (figure 35). 
GATE ..... 
.OXIDE - PHOTORESIST .,..... POLYSILICON 
P·TUB N•TUB 
r•EPI 
Figure 34. Polysilicon gate definition 
S1 
Fox 
Mask5 
PHOSPHORUS IMPLANT FOR N-
Fox 
P·TUB 
1r·EPI 
Figure 35. LDD implant 
SI02...., 
N·TUB 
Fox 
The P-channel source and drain photoresist is applied. exposed. and developed. As shown 
in figure 36, Boron is implanted into the areu uncovered with photoresist to form the p + 
' 
·thinox. It is important that. the boron dopant concentration is high enough to diffuse 
completely under the gate. and also to compensate for the phosphorous implant that already 
exists in ~ N-tub tbinox region. 1be photoresist is stripped, a thin layer of· Si02 which is 
~ 
anisotropically etched to fonn lightly doped drain (LDD) spacer shown in figure 37 is 
deposited. 
S8 
• 
I • 
p+ PHOTORESIST 
" 
BF2 IMPLA14T FOR p+. 
P·TUB N-rua· 
1r·EPI 
Figure 36. P-channel source and drain implant 
Fox 
P·TUB N·TUB 
7r·EPI 
Figure 37. The definition of LDD spacer aro\100 the gate. 
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Mask6 
The N- source and drain photoresist is applied, exposed, and developed. The n + thinox .· 
(figure 38) is then formed by the implantation of Arsenic into the areas uncovered with 
photoresist · 
N + PHOTORESIST-
ARSENIC IMPLANT FOR N + 
Fox 
P·TUB N·TUB 
r-EPI 
Figure 38. N-channel source and drain implant 
Mask7 
After the photoresist is stripped, a interlevel dielectric, shown in figure 39, is deposited. 
'lben, the window one pbotoresist is applied. exposed, and developed. 1be Wmdows are 
arrisotropically etched, and the pbotoresist removed (figure 40). 
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Figure 39. Deposition of the first interlevel dielectric. 
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Figure 40. Window etch completion. 
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Mask8 
An aluminum-silicon alloy is deposited, photoresist is applied, exposed, and developed. 
This is followed by aluminum etch and photoresist removal. The result shows aluminum 
.occupying the previously defined windows (figure 41). 
ALUMINUM 
BPTEOS 
Fox·' 
P•TUI 
r•EPI 
N•TUI 
UNDOPED 
OXIDI 
Figure 41. Deposition and patterning of aluminum 
Mask9 
\ 
The second intedevel dielectric is deposited and etched back. The level two Window 
photoresist is applied, exposed, and developed. Again, Windows are etched and photoresist 
removed. 
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Mask 10 
An aluminum alloy is deposited, photoresist is applied, exposed, and developed. Plasma 
etch of aluminum and photoresist removal followed (figure 42) 
. 
UNDOPED OXIDE -
Al·SI-
PETEOS 
-----..... 
-
----- BPSG 
S102 
P·TUB N•TUB 
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,,_ Al·SI 
..., -----
-----
p+ 
• 
Figure 42. Schematic illustration of deposition and patterning of two level metal 
process." 
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Mask 11 
Finally, the wafers are encapsulated in a plasma deposited silicon nitride. The Caps 
photoresist is applied, exposed, and developed. The bond pad openings are plasama etched into 
the Caps material (figure 43). 
ALUMINUM 
CAPS 
Fox Fox Fox 
n- CHANSTOP p-CHANSTOP 
P•TUI 
N•TUI 
~-----------------------
____ _.. 
IURl~SIOt 
N• SUIITIIATI 
Figure 43. Bond pad definition and and passivation 
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5.3 TEST TRANSISTORS 
The test transistors were fabricated with the previously described process with coded gate 
length of I.SJ.Un, 1.25J.UD, and I.OJ.Un, and the coded channel width was 30µm. The transistors 
share a common source and gate contact but each have separate drain contacts (figure 44). As 
already discussed, the effect of gate oxide thickness on radiation and the device characteristics 
were measured using these test transistors. 
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Fipre 44. Test tranmstor configuration 
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5.4 TEST F AC/UT/ES 
The electrical test equipment used for device characterization consisted of a Hewlett-
Packard (HP) Model 4145A Semiconductor Parameter Analyzer, a wafer probe station, and an 
HP7470A pin plotter (figure 45). 
WAFER 
PROII 
HP4145A 
PARAMETERS ............ 
ANALYZER 
HP7470A 
PIN PLOTTER 
Figure 45. Block diagram showing the electrical test equipment. 
The transistor irradiation was done using Aracor Constant X-radiation Source Model 4100. The 
test result is printed with HP7550A graphic plotter (figure 46). 
ARACOR CONSTANT 
RADIATION SOURCE 
MODEL No. 4100 
HP 7550A 
GRAPHIC 
PLOTTER 
Figure 46. Block diagram showing the radiation test equipment 
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6. CONCLUSION 
6.1 RESULTS AND DISCUSSION 
In this experiment, electrical characterizations of transistor with each gate oxide thicknesses 
on ·the SOI and bulk substrate has been perfonned. This electrical evaluation consisted of 
threshold voltage measurements, transistor gain, saturation current, subthreshold leakage 
current, transconductance and, threshold voltage shift that result from ionizating radiation. · 
6.2 THRESHOLD VOLTAGE 
The threshold voltage, V th' is the gate voltage necessary to induce a conducting channel at 
the surface of the semiconductor between the source and the drain junctions in the linear 
region. Representative plot of the Ids versus V gs from which the threshold voltage is obtained 
is shown on figure 47. 
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Figure 47. Representative plot of the Ids Verses V gs showing the 
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The plot of threshold voltage as a function of gate oxide thickness is shown on, figure 48. 
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Figure 48. Threshold voltage as a function of gate oxide thickness 
The gate oxide thicknesses are 90 A. 100 A. 150 A. and 180 A. As indicated by the figure, the 
threshold voltage decreases with a decrease in the gate oxide thickness. It was sho
wn in 
equation(21) that, the threshold voltage is inversely proportional to beta (Ji) while, p is shown 
to have inverse relation to t in equation (12). The threshold voltage of the ZMR(dotted line) ox -
and SIMOX(dashed line) SOI devices u shown on figure 48 are lower than their bulk 
counteq,art because the depletion chaqe "Q8" is smaller in the thin-fiJml45J SOI devices and
 
the floating substrate is smaller than the maximum transistor depletion width. Co
nsequently, 
the threshold voltage is reduced. In addition, since the threshold voltage adjust implant was not 
modified_ to compensate for the thin gate oxide, SlSOA both mechanisms m
entio~ 
,, 
!{ 
- _, 
conttibuted to the lower threshold voltage observed. Table two s11mmari~s the
 threshold 
voltage values. 
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TABLE 2. The Threshold Voltage Summary for each Substrate, 
T BULK Si ZMR(SOI) SIMOX(SOI) · OS 
tsoA 1.212 V 0.949 V 1.125 V : 
tsoA 0.364 V 0.18 V 0.086 V 
100A 0.249 V 0.081 V 0.121 V 
90A 0.341 V 0.08 V -0.1 V 
6.3 1-V CHARACTERISTICS 
Representative Ids verses V ds characteristic plots for lµm channel length devices are shown 
on figures 49(a-c). As expected, the saturation drain current of the SOI devices is higher than 
the bulk devices. This increase is due to the fact that the substrate charge is reduced in SOI 
transistors compared to similar bulk transistors. The current in n-channel MOS transistor 
depends on the number of electrons available for conduction in the channel. Olannel charge, 
induced by the field applied to the gate results from electrons coming from the source/drain 
regions. However, the gate electrode not only supports the channel charge but, supports the 
substrate depletion layer charge resulting from band bending. 
70 
-. 
. 
As one moves from the sowce to the drain end of a conventional MOS device, the substrate 
charge grows as the channel to substrate potential grows. As the channel voltage increues, 
most o~ the electric field acroa the gate oxide will be required to support the substrate charge. 
Thus there will be little electric field left to support any charge in the channel; consequently 
lower saturation drain current. In an SOI devic-es however, because the substrate film is thin, a 
device with the same gate oxide as in the bulk film will exhibit higher drain current because 
the SOI film will be completely depleted at threshold. Thus the space charge in the SOI body 
can not increase with increasing channel voltage. Care must be exercised however beca11se, the 
vertical electric field in SOI will vary due to the field in the buried insulator. If the buried 
insulator is thick, and, finite voltage is applied to the substrate the field in the buried insulator 
can be assumed negligible. Thus the conttibution of the buried insulator field to the field under 
the inversion layer is negligible. 
r The other effect that contribute to the higher drain current in SOI devices is the electton 
mobility. The increasing vertical fields confine carriers closer to the Si02:Si interface scattering 
sites, surf ace mobility are known to degradel461. Because the vertical fields are less in thin film 
SOI devices tban in bulk silicon devices, the carrier in SOI devices channel exhibit a higher 
mobility than their hl•Jt counterpart. 
Also. noticed on figure 49(a&b) is a slight fall-off in the drain current. This behavior is 
refered to as "Negative Differendal Resistance"l47J. The negative resistance effect is due to the 
poor thermal properties of the buried insulator compared to the oolk silicon substrate. At high 
power levels, the device island heals up causing degradation of the canier mobility and 
consequently a limit of the output cunent. 
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6.4 SATURATION CURRENT AND SUBTHRESHOW CURRENT 
From the Ids verses VII curve, the subthreshold leakage or off current (10 ~ was aetennined 
by observing the drain current with the gate voltage equal to zero. The slope av ,jiJlogl ds 
which represents the subthreshold swing "S" wu evaluated both in. the linear and saturation ( 
region. The I0ff is very high for all the thin S 150A gate oxide devices because the threshold 
adjust implant was not modified to compensate for the thin oxide. The. 10 ft" and the 
subthreshold swing behavior was similair for the two SOI (SIMOX and ZMR) devices but, the 
bulk device shows a much lower off current compared to the SOI devices. Figure 50 shows a 
representative plot of the off current The subthreshold swing did not show any changes both 
in the linear and in the saturation region when stressed. The typical I0 ff mea.mred for the bulk 
and the SOI devices is summarized in the table below. 
Like p, I is derived from the linear relationship between Ids and V of equation (13) and 
00 p 
they are proportional. As such, the current drive capability of a device is indicated by the 
saturation current, Ion. As shown on figures 51(a- d), the saturation cunent declines as the 
channel length increases and as the gate oxide thickness increases from 90A to 180A. The 
decrease in current with increase in channel length is due to the fact that, probability of 
electrons being scattered and not reaching the drain increases with increasing channel length 
since they must travel longer distance to get to the drain. On the other hand, the drain current 
is inversely proportional to the gate oxide thickness. So, the thinner the gate oxide, the higher 
the drain current It is interesting that, contrary to expectation, bulk devices exhibit higher 
current drive capability than the ZMR (SOI) devices. However, the SIMOX (SOI) devices 
exhibited outstanding cunent drive ·capability for comparable gate oxide tbickneae& 
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· TABLE 3. 1be off current for both the SOI and Bulk devices · · 
T 
OS 
·1soA 
1SOA 
100A 
90A 
- :. ... 
• 
•••••• 
ID CA> 
• 
BULK SI zMRcson SIMOX(Son 
11.84 pA 11.07 pA 1.49 pA 
-
8.73 µA 6.40 µA S.S3 µA 
6.69 µA S.O'J µA S.9S µA 
8.67 µA 5.30 µA 4.75 µA 
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6.5 TRANSISTOR GAIN 
The ability of tnmsistor to deliver current is measured· by a gain factor p. Figures S2a -
through 52d displays p as a function of the channel length for each gate oxide thicbneaes and 
substrates. It is · noticed that p increases with decreasing gate oxide thickness as well as 
decreasing channel length which is expected since, P is inversely related to the product of gate 
oxide thicknea and channel length (eq. 12). Since SIMOX(SOI) devices exhibited higher 
current drive capability especially at 90A gate oxide thickness, it is not suprising to see higher 
P for all SIMOX devices. It is also worth mentioning that, some nonuniformity at the edges of 
the wafers was noticed on SOI devices which can only be atttibuted to the substrate. 
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6.6 EFFECT OF IONIZING RADIATION ON THE THRESHOLD VOLTAGE OF AN MOS 
DEVICES 
As discussed in section 3.2, ionization radiation of MOS deviceS res11Jts in the generation 
of interface state and oxide trap charges which produce a negative threshold voltage shift. 
Figure 53 & 54(a- c) shows the changes in the subthreshold characteristics of an n.channel 
MOS devices for both Si and SOI substtate.1 as the ionizing radiation increases from rem to 
106 rad. The threshold voltage shift (!J. V .J due to the charge trapping in the gate oxide and. 
the generation of interface states at the gate-oxide silicon interface can be separated u shown 
on figure 55(b&c). The threshold voltage shift after 106 rad(Si) irradiation as a function of the 
gate oxide thickness for both the bulk, and the SOI devices are shown on figure SSa. 
As indicated in figure 55a, the threshold voltage shift is minim11rn(-.OS V) for both SOI and 
bulk devices at thinner gate oxide thickness s 1 ooA than (-0.11 to -0.14 V) at thicker gate 
oxide thickness ~tsoA as the ionizing radiation increases from zero to 106 rad(Si). This effect 
can be explained by considering the gate oxide thickness relations to the threshold voltage in 
equation (29) shown below: 
1 v,,. = Vps + 2 jrl,p I+ C,. .../2£11(2 jrl,p+V, D (29) 
Furthermore, since -~ and the term under the square root· remain constant Kl and K2. 1be 
threshold voltage can be expressed u, 
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Y: = • Oil +Kl+ oz K2 
,,. e. tar 
(29a) 
where Q is the charge induced into the oxide u a result of ionizing radiation. ox 
It is shown from eq(29a) that, whether an equal amount of charge(Q0 ) is created or induced in 
the 90A and 180A gate oxide under the influence of ionizing radiation or otherwise, the 
threshold voltage shift will always be higher for the thicker gate oxide than for the thinner gate 
oxide because of the strong thickness dependence of the threshold voltage on the gate oxide. 
The advantage of using a thinner gate oxide is shown by the plot of the threshold voltage shift 
due to oxide trap charges and interface state on figure S4b&c. It is shown that minimum 
voltage shift occured at 90 A as a result of oxide trap charges or interface state than at 180A. 
Furthennore, the ttend indicated hidgber threshold voltage shift with increasing gate oxide 
thickness. 
An electrical and physical evaluation of gate oxide thickness effect on an n-channel MOS 
transistor fabricated on three distinctly different substtates namely, n-type silicon, 
SIMOX(SOI), and ZMR(SOI) has been completed. The evaluation included transistor 
characterization and radiation hardness - responses. The SOI devices especially SIMOX, 
showed higher current drive capability than ZMR or bulk devices. Also, the voltage shift u a 
result of ionizing radiation is lower for the SOI devices. However, both the bulk and SOI 
devices showed higher transistor gain and lower ionizing radiation-induced voltage shift u the 
gate oxide thickness decreases. 
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Both for ·cu11ent drive capability and space/satellite application, it is shown that thinner gate 
oxide will be more advantageous than thicker oxide for faster respome.$ and minimum 
threshold voltage shift. While SOI devices showed lower threshold voltage shifts than the 
bulk, the differences is not large enough to declare superiority. 
·,. 
The key isme is the availability of suitable, defect free SOI substrate at a comparable cost 
. 
to bulk substrates. Then, the fundamental properties like oxidation rate, diffusion coefficient, 
carrier lifetimes and, circuit modeling of these new devices can be studied in detail As 
already mentioned, reducing gate oxide thickness is advantageous for high speed and satellite 
applications. Unfortunately, at the present time, progress with exploitation of thinner gate 
oxide is being delayed because of the technology limitation in processing, especially in pattern 
transfer and oxidation areas. 
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